


A CMOS-compatible High-speed Silicon Lateral Trench Photodetector

Min Yang, Ken Rim, Dennis Rogers, Jeremy Schaub, Jeffrey
Welser, Daniel Kuchta, Diane Boyd

*IBM T. J. Watson Research Center
Yorktown Heights, New York 10598*

Limitations of Traditional Silicon p-i-n Photodiode




- Carrier transit time $\sim W^{-1}$
- Light absorption $\sim 1 - e^{-\alpha W}$

at 845nm
 $\alpha^{-1} \approx 15 \mu\text{m}$ in silicon

- There is a trade-off between speed and quantum efficiency for silicon p-i-n photodiode.
- Conventional (non-resonance enhanced) Si PIN (or MSM) external $\eta < 30\%$ with 3-dB bandwidth $> 2\text{GHz}$

Advantages of Lateral Trench Detector (LTD)




Main feature

- Deep trenches filled with p⁺ or n⁺ polysilicon
- Photo-generated carriers are collected laterally towards the trenches.


LTD decouples light absorption depth from the carriers transit distance \Rightarrow high speed and high quantum efficiency

Cross-sectional SEM of Lateral Trench Detector

After BSG CMP




Before n⁺ polysilicon deposition




DC response from Lateral Trench Detector

Photo-current under white light/dark




Quantum Efficiency vs. Wavelength



- Extremely low leakage current (\sim pA) and high breakdown voltage
- Response=0.45A/W at 845nm \Rightarrow external quantum efficiency $\eta=66\%$ w/o anti-reflection coating

Eye-diagram of LTD wire-bond with BiCMOS TIA



- 845nm wavelength laser was modulated at 2⁷-1 PRBS data pattern
- Supply voltage is 3.3V